View M25P05-AVMN6TP_3838132.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

october 2007 rev 9 1/52 1 m25p05-a 512 kbit, serial flash memo ry, 50 mhz spi bus interface features 512 kbit of flash memory page program (up to 256 bytes) in 1.4 ms (typical) sector erase (256 kbit) in 0.65 s (typical) bulk erase (512 kbit) in 0.85 s (typical) 2.3 to 3.6 v single supply voltage spi bus compatible serial interface 50 mhz clock rate (maximum) deep power-down mode 1 a (typical) electronic signature ? jedec standard two-byte signature (2010h) ? res instruction, one-byte, signature (05h), for backward compatibility more than 100,000 erase/program cycles per sector more than 20 years? data retention ecopack? packages available so8 (mn) 150 mil width vfqfpn8 (mp) (mlp8) tssop8 (dw) ufdfpn8 (zw) 2x3mm www.st.com
contents m25p05-a 2/52 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.1 serial data output (q) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.2 serial data input (d) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 serial clock (c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4 chip select (s ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.5 hold (hold ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.6 write protect (w ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.7 v cc supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.8 v ss ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3 spi modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4 operating features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.1 page programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.2 sector erase and bulk erase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.3 polling during a write, program or erase cycle . . . . . . . . . . . . . . . . . . . . 12 4.4 active power, standby power and deep power-down modes . . . . . . . . . 12 4.5 status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.5.1 wip bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.5.2 wel bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.5.3 bp1, bp0 bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.5.4 srwd bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.6 protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4.7 hold condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5 memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6 instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.1 write enable (wren) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6.2 write disable (wrdi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 6.3 read identification (rdid) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
m25p05-a contents 3/52 6.4 read status register (rdsr) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.4.1 wip bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.4.2 wel bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.4.3 bp1, bp0 bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.4.4 srwd bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6.5 write status register (wrsr) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6.6 read data bytes (read) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 6.7 read data bytes at higher speed (fast_read) . . . . . . . . . . . . . . . . . . 27 6.8 page program (pp) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 6.9 sector erase (se) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.10 bulk erase (be) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.11 deep power-down (dp) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.12 release from deep power-down and read electronic signature (res) . 33 7 power-up and power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8 initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 9 maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 10 dc and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 11 package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 12 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 13 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
list of tables m25p05-a 4/52 list of tables table 1. signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 table 2. protected area sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 3. memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 4. instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 5. read identification (rdid) data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 6. status register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 7. protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 8. power-up timing and vwi threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 9. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 10. operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 11. ac measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 12. capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 table 13. dc characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 14. instruction times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 15. ac characteristics (25 mhz operation) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 table 16. ac characteristics (40 mhz operation) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 table 17. ac characteristics (50 mhz operation) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 table 18. so8n ? 8 lead plastic small outline, 150 mils body width, package mechanical data . . . . 45 table 19. vfqfpn8 (mlp8) - 8 lead very thin fine pitch quad flat package no lead, 6 5 mm, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 table 20. tssop8 ? 8 lead thin shrink small outline, package mechanical data. . . . . . . . . . . . . . . . 47 table 21. ufdfpn8 (mlp8) ? 8 lead ultra thin fine pitch dual flat package no lead, 2 x 3 mm package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 table 22. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 table 23. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
m25p05-a list of figures 5/52 list of figures figure 1. logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. so, vfqfpn and tssop connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 3. bus master and memory devices on the spi bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 figure 4. spi modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 5. hold condition activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 6. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 7. write enable (wren) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 8. write disable (wrdi) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 9. read identification (rdid) instruction sequence and data-out sequence . . . . . . . . . . . . . 21 figure 10. read status register (rdsr) instruction sequence and data-out sequence . . . . . . . . . . 23 figure 11. write status register (wrsr) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 12. read data bytes (read) instruction sequence and data-out sequence . . . . . . . . . . . . . . 26 figure 13. read data bytes at higher speed (fast_read) instruction sequence and data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 figure 14. page program (pp) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 figure 15. sector erase (se) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 0 figure 16. bulk erase (be) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 figure 17. deep power-down (dp) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 figure 18. release from deep power-down and read electronic signature (res) instruction sequence and data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 19. release from deep power-down (res) instruction sequence . . . . . . . . . . . . . . . . . . . . . . 34 figure 20. power-up timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 21. ac measurement i/o waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 figure 22. serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 figure 23. write protect setup and hold timing during wrsr when srwd =1 . . . . . . . . . . . . . . . . . 43 figure 24. hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 25. output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 26. so8n ? 8 lead plastic small outline, 150 mils body width, package outline . . . . . . . . . . . . 45 figure 27. vfqfpn8 (mlp8) - 8 lead very thin fine pitch quad flat package no lead, 6 5 mm, package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 figure 28. tssop8 ? 8 lead thin shrink small outline, package outline . . . . . . . . . . . . . . . . . . . . . . . 47 figure 29. ufdfpn8 (mlp8) ? 8 lead ultra thin fine pitch dual flat package no lead, 2 x 3 mm package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
description m25p05-a 6/52 1 description the m25p05-a is a 512 kbit (64 kbits 8) serial flash memory, with advanced write protection mechanisms, accessed by a high speed spi-compatible bus. the memory can be programmed 1 to 256 bytes at a time, using the page program instruction. the memory is organized as 2 sectors, each containing 128 pages. each page is 256 bytes wide. thus, the whole memory can be viewed as consisting of 256 pages, or 65,536 bytes. the whole memory can be erased using the bulk erase instruction, or a sector at a time, using the sector erase instruction. figure 1. logic diagram table 1. signal names signal name function direction c serial clock input d serial data input input q serial data output output s chip select input w write protect input hold hold input v cc supply voltage v ss ground ai05757 s v cc m25p05-a hold v ss w q c d
m25p05-a description 7/52 figure 2. so, vfqfpn and tssop connections 1. there is an exposed central pad on the underside of the vfqfpn package. this is pulled, internally, to v ss , and must not be allowed to be connected to any other voltage or signal line on the pcb. 2. see package mechanical section for package dimensions , and how to identify pin-1. 1 ai05758b 2 3 4 8 7 6 5 d v ss c hold q sv cc w m25p05-a
signal descriptions m25p05-a 8/52 2 signal descriptions 2.1 serial data output (q) this output signal is used to transfer data serially out of the device. data is shifted out on the falling edge of serial clock (c). 2.2 serial data input (d) this input signal is used to transfer data serially into the device. it receives instructions, addresses, and the data to be programmed. values are latched on the rising edge of serial clock (c). 2.3 serial clock (c) this input signal provides the timing of the serial interface. instructions, addresses, or data present at serial data input (d) are latched on the rising edge of serial clock (c). data on serial data output (q) changes after th e falling edge of serial clock (c). 2.4 chip select (s ) when this input signal is high, the device is deselected and serial data output (q) is at high impedance. unless an internal program, erase or write status register cycle is in progress, the device will be in the st andby mode (this is not the deep power-down mode). driving chip select (s ) low enables the device, placing it in the active power mode. after power-up, a falling edge on chip select (s ) is required prior to the start of any instruction. 2.5 hold (hold ) the hold (hold ) signal is used to pause any serial communications with the device without deselecting the device. during the hold condition, the serial data output (q) is high impedance, and serial data input (d) and serial clock (c) are don?t care. to start the hold condition, the device must be selected, with chip select (s ) driven low. 2.6 write protect (w ) the main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the bp1 and bp0 bits of the status register).
m25p05-a signal descriptions 9/52 2.7 v cc supply voltage v cc is the supply voltage. 2.8 v ss ground v ss is the reference for the v cc supply voltage.
spi modes m25p05-a 10/52 3 spi modes these devices can be driven by a microcontroller with its spi peripheral running in either of the two following modes: cpol=0, cpha=0 cpol=1, cpha=1 for these two modes, input data is latched in on the rising edge of serial clock (c), and output data is available from th e falling edge of serial clock (c). the difference between the two modes, as shown in figure 4 , is the clock polarity when the bus master is in standby mode and not transferring data: c remains at 0 for (cpol=0, cpha=0) c remains at 1 for (cpol=1, cpha=1) figure 3. bus master and memory devices on the spi bus 1. the write protect (w ) and hold (hold ) signals should be driven, high or low as appropriate. figure 3 shows an example of three devices connected to an mcu, on an spi bus. only one device is selected at a time, so only one device drives the serial data output (q) line at a time, the other devices are high impedance. resistors r (represented in figure 3 ) ensure that the m25p05-a is not selected if the bus master leaves the s line in the high impedance state. as the bus master may enter a state where all inputs/outputs are in high impedance at the same time (for example, when the bus master is reset), the clock line (c) must be connected to an external pull-down resistor so that, when all inputs/outputs become high impedance, the s line is pulled high while the c line is pulled low (thus ensuring that s and c do not become high at the same time, and so, that the t shch requirement is met). the typical value of r is 100 k ? , assuming that the time constant r*c p (c p = parasitic capacitance of the bus line) is shorter than the time during which the bus master leaves the spi bus in high impedance. ai12836b spi bus master spi memory device sdo sdi sck cqd s spi memory device cqd s spi memory device cqd s cs3 cs2 cs1 spi interface with (cpol, cpha) = (0, 0) or (1, 1) w hold w hold w hold rr r v cc v cc v cc v cc v ss v ss v ss v ss r
m25p05-a spi modes 11/52 example: c p = 50 pf, that is r*c p = 5 s <=> the application must ensure that the bus master never leaves the spi bus in the high impedance state for a time period shorter than 5s. figure 4. spi modes supported ai01438b c msb cpha d 0 1 cpol 0 1 q c msb
operating features m25p05-a 12/52 4 operating features 4.1 page programming to program one data byte, two instructions are required: write enable (wren), which is one byte, and a page program (pp) sequence, which consists of four bytes plus data. this is followed by the internal program cycle (of duration t pp ). to spread this overhead, the page program (pp) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory. for optimized timings, it is recommended to use the page program (pp) instruction to program all consecutive targeted bytes in a single sequence versus using several page program (pp) sequences with each containing only a few bytes (see page program (pp) and instruction times ). 4.2 sector era se and bulk erase the page program (pp) instruction allows bits to be reset from 1 to 0. before this can be applied, the bytes of memory need to have been erased to all 1s (ffh). this can be achieved either a sector at a time, using the sector erase (se) instruction, or throughout the entire memory, using the bulk erase (be) instruction. this starts an internal erase cycle (of duration t se or t be ). the erase instruction must be preceded by a write enable (wren) instruction. 4.3 polling during a write, program or erase cycle a further improvement in the time to write status register (wrsr), program (pp) or erase (se or be) can be achieved by not waiting for the worst case delay (t w , t pp , t se , or t be ). the write in progress (wip) bit is provided in the status register so that the application program can monitor its value, polling it to establish wh en the previous write c ycle, program cycle or erase cycle is complete. 4.4 active power, standby powe r and deep power-down modes when chip select (s ) is low, the device is selected, and in the active power mode. when chip select (s ) is high, the device is deselected, but could remain in the active power mode until all internal cycles have completed (program, erase, write status register). the device then goes in to the standby power mode. the device consumption drops to i cc1 . the deep power-down mode is entered when the specific instruction (the deep power- down (dp) instruction) is executed. the device consumption drops further to i cc2 . the device remains in this mode until another specific instruction (the release from deep power-down and read electronic signature (res) instruction) is executed. while in the deep power-down mode, the device ignores all write, program and erase instructions (see deep power-down (dp) ). this can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent write, program or erase instructions.
m25p05-a operating features 13/52 4.5 status register the status register contains a number of status and control bits, as shown in ta bl e 6 , that can be read or set (as appropriate) by specific instructions. 4.5.1 wip bit the write in progress (wip) bit indicates whether the memory is busy with a write status register, program or erase cycle. 4.5.2 wel bit the write enable latch (wel) bit indicates the status of the internal write enable latch. 4.5.3 bp1, bp0 bits the block protect (bp1, bp0) bits are non-volatile. they define the size of the area to be software protected against program and erase instructions. 4.5.4 srwd bit the status register write disable (srwd) bit is operated in conjunction with the write protect (w ) signal. the status register write disable (srwd) bit and write protect (w ) signal allow the device to be put in the hardware protected mode. in this mode, the non- volatile bits of the status register (srwd, bp1, bp0) become read-only bits.
operating features m25p05-a 14/52 4.6 protection modes the environments where non-volatile memory devices are used can be very noisy. no spi device can operate correctly in the presence of excessive noise. to help combat this, the m25p05-a features the following data protection mechanisms: power on reset and an internal timer (t puw ) can provide protection against inadvertent changes while the power supply is outside the operating specification. program, erase and write status register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution. all instructions that modify data must be preceded by a write enable (wren) instruction to set the write enable latch (wel) bit. this bit is returned to its reset state by the following events: ?power-up ? write disable (wrdi) instruction completion ? write status register (wrsr) instruction completion ? page program (pp) instruction completion ? sector erase (se) instruction completion ? bulk erase (be) instruction completion the block protect (bp1, bp0) bits allow part of the memory to be configured as read- only. this is the software protected mode (spm). the write protect (w ) signal, in co-operation with the status register write disable (srwd) bit, allows the block protect (bp1, bp0) bits and status register write disable (srwd) bit to be write-protected. this is the hardware protected mode (hpm). in addition to the low power consumption feature, the deep power-down mode offers extra software protection, as all write, program and erase instructions are ignored. 1. the device is ready to accept a bu lk erase instruction if, and only if, both block protect (bp1, bp0) are 0. table 2. protected area sizes status register content memory content bp1 bit bp0 bit protected area unprotected area 0 0 none all sectors (sectors 0 and 1) 0 1 no protection against page prog ram (pp) and sector erase (se) all sectors (sectors 0 and 1) protected against bulk erase (be) 1 0 1 1 all sectors (sectors 0 and 1) none
m25p05-a operating features 15/52 4.7 hold condition the hold (hold ) signal is used to pause any serial communications with the device without resetting the clocking sequence. however, taking this signal low does not terminate any write status register, program or erase cycle that is currently in progress. to enter the hold condition, the device must be selected, with chip select (s ) low. the hold condition starts on the falling edge of the hold (hold ) signal, provided that this coincides with serial clock (c) being low (as shown in figure 5 ). the hold condition ends on the rising edge of the hold (hold ) signal, provided that this coincides with serial clock (c) being low. if the falling edge does not coincide with serial clock (c) being low, the hold condition starts after serial clock (c) next goes low. similarly, if the rising edge does not coincide with serial clock (c) being low, the hold condition ends after serial clock (c) next goes low. (this is shown in figure 5 ). during the hold condition, the serial data output (q) is high impedance, and serial data input (d) and serial clock (c) are don?t care. normally, the device is kept selected, with chip select (s ) driven low, for the whole duration of the hold condition. this is to ensure that the state of the internal logic remains unchanged from the moment of entering the hold condition. if chip select (s ) goes high while the device is in the hold condition, this has the effect of resetting the internal logic of the device. to restart communication with the device, it is necessary to drive hold (hold ) high, and then to drive chip select (s ) low. this prevents the device from going back to the hold condition. figure 5. hold condition activation ai02029d hold c hold condition (standard use) hold condition (non-standard use)
memory organization m25p05-a 16/52 5 memory organization the memory is organized as: 65,536 bytes (8 bits each) 2 sectors (256 kbits, 32768 bytes each) 256 pages (256 bytes each). each page can be individually programmed (bits are programmed from 1 to 0). the device is sector or bulk erasable (bits are erased from 0 to 1) but not page erasable. table 3. memory organization sector address range 1 08000h 0ffffh 0 00000h 07fffh
m25p05-a memory organization 17/52 figure 6. block diagram ai05759 hold s w control logic high voltage generator i/o shift register address register and counter 256 byte data buffer 256 bytes (page size) x decoder y decoder c d q status register 00000h 08000h 0ffffh 000ffh size of the read-only memory area
instructions m25p05-a 18/52 6 instructions all instructions, addresses and data are shifted in and out of the device, most significant bit first. serial data input (d) is sampled on the first ri sing edge of serial clock (c) after chip select (s ) is driven low. then, the one-byte instruction code must be shifted in to the device, most significant bit first, on serial data input (d ), each bit being latched on the rising edges of serial clock (c). the instruction set is listed in ta bl e 4 . every instruction sequence starts with a one-byte instruction code. depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. chip select (s ) must be driven high after the last bit of the instruction sequence has been shifted in. in the case of a read data bytes (read), read data bytes at higher speed (fast_read), read identification (rdid), read status register (rdsr) or release from deep power- down, and read electronic signature (res) instruction, the shifted-in instruction sequence is followed by a data-out sequence. chip select (s ) can be driven high after any bit of the data-out sequence is being shifted out. in the case of a page program (pp), sector erase (se), bulk erase (be), write status register (wrsr), write enable (wren), writ e disable (wrdi) or deep power-down (dp) instruction, chip select (s ) must be driven high exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. that is, chip select (s ) must driven high when the number of clock pulses after chip select (s ) being driven low is an exact multiple of eight. all attempts to access the memory array during a write status register cycle, program cycle or erase cycle are ignored, and the internal write status register cycle, program cycle or erase cycle continues unaffected.
m25p05-a instructions 19/52 6.1 write enable (wren) the write enable (wren) instruction ( figure 7 ) sets the write enable latch (wel) bit. the write enable latch (wel) bit must be set prior to every page program (pp), sector erase (se), bulk erase (be) and write status register (wrsr) instruction. the write enable (wren) instruction is entered by drivin g chip select (s ) low, sending the instruction code, and then driving chip select (s ) high. figure 7. write enable (wren) instruction sequence table 4. instruction set instruction description one-byte instruction code address bytes dummy bytes data bytes wren write enable 0000 0110 06h 0 0 0 wrdi write disable 0000 0100 04h 0 0 0 rdid (1) 1. the read identification (rdid) instruction is availa ble only in products with process technology code x and y (see application note an1995). read identification 1001 1111 9fh 0 0 1 to 3 rdsr read status register 0000 0101 05h 0 0 1 to wrsr write status register 0000 0001 01h 0 0 1 read read data bytes 0000 0011 03h 3 0 1 to fast_read read data bytes at higher speed 0000 1011 0bh 3 1 1 to pp page program 0000 0010 02h 3 0 1 to 256 se sector erase 1101 1000 d8h 3 0 0 be bulk erase 1100 0111 c7h 0 0 0 dp deep power-down 1011 1001 b9h 0 0 0 res release from deep power- down, and read electronic signature 1010 1011 abh 0 3 1 to release from deep power- down 0 0 0 c d ai02281e s q 2 1 34567 high impedance 0 instruction
instructions m25p05-a 20/52 6.2 write disable (wrdi) the write disable (wrdi) instruction ( figure 8 ) resets the write enable latch (wel) bit. the write disable (wrdi) instruction is entered by driving chip select (s ) low, sending the instruction code, and then driving chip select (s ) high. the write enable latch (wel) bit is reset under the following conditions: power-up write disable (wrdi) instruction completion write status register (wrsr) instruction completion page program (pp) instruction completion sector erase (se) instruction completion bulk erase (be) instruction completion. figure 8. write disable (wrdi) instruction sequence c d ai03750d s q 2 1 34567 high impedance 0 instruction
m25p05-a instructions 21/52 6.3 read identification (rdid) the read identification (rdid) instruction is available in products with process technology code x and y. the read identification (rdid) in struction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. the manufacturer identification is assigned by jedec, and has the value 20h for stmicroelectronics. the device identification is assigned by the device manufacturer, and indicates the memory type in the first byte (20h), and the memory capacity of the device in the second byte (10h). any read identification (rdid) instruction while an erase or pr ogram cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. the read identification (rdid) instruction should not be issued while the device is in deep power-down mode. the device is first selected by driving chip select (s ) low. then, the 8-bit instruction code for the instruction is shifted in. this is follow ed by the 24-bit device identification, stored in the memory, being shifted out on serial data output (q), each bit being shifted out during the falling edge of serial clock (c). the instruction sequence is shown in figure 9 . the read identification (rdid) instruction is terminated by dr iving chip select (s ) high at any time during data output. when chip select (s ) is driven high, the device is put in the standby power mode. once in the standby power mode, the device waits to be selected, so that it can receive, decode and execute instructions. figure 9. read identification (rdid) instruction sequence and data-out sequence table 5. read identification (rdid) data-out sequence manufacturer identification device identification memory type memory capacity 20h 20h 10h c d s 2 1 3456789101112131415 instruction 0 ai06809b q manufacturer identification high impedance msb 15 1413 3210 device identification msb 16 17 18 28 29 30 31
instructions m25p05-a 22/52 6.4 read status register (rdsr) the read status register (rdsr) instruction allows the status register to be read. the status register may be read at any time, even while a program, erase or write status register cycle is in progress. when one of thes e cycles is in progress, it is recommended to check the write in progress (wip) bit before sending a new instruction to the device. it is also possible to read the status register continuously, as shown in figure 10 . the status and control bits of the status register are as follows: 6.4.1 wip bit the write in progress (wip) bit indicates whether the memory is busy with a write status register, program or erase cycle. when set to ?1?, such a cycle is in progress, when reset to ?0? no such cycle is in progress. 6.4.2 wel bit the write enable latch (wel) bit indicates the status of the internal write enable latch. when set to ?1? the internal write enable latch is set, when set to ?0? the internal write enable latch is reset and no write status register, program or erase instruction is accepted. 6.4.3 bp1, bp0 bits the block protect (bp1, bp0) bits are non-volatile. they define the size of the area to be software protected against program and erase instructions. these bits are written with the write status register (wrsr) instruction. when one or both of the block protect (bp1, bp0) bits is set to ?1?, the relevant memory area (as defined in ta bl e 2 ) becomes protected against page program (pp) and sector erase (se) instructions. the block protect (bp1, bp0) bits can be written provided that the hardware protected mode has not been set. the bulk erase (be) instruction is executed if, and only if, both block protect (bp1, bp0) bits are 0. 6.4.4 srwd bit the status register write disable (srwd) bit is operated in conjunction with the write protect (w ) signal. the status register write disable (srwd) bit and write protect (w ) signal allow the device to be put in the hardware protected mode (when the status register write disable (srwd) bit is set to ?1?, and write protect (w ) is driven low). in this mode, the table 6. status register format b7 b0 srwd 0 0 0 bp1 bp0 wel wip status register write protect block protect bits write enable latch bit write in progress bit
m25p05-a instructions 23/52 non-volatile bits of the status register (srwd, bp1, bp0) become read-only bits and the write status register (wrsr) instruction is no longer accepted for execution. figure 10. read status register (rdsr) instruction sequence and data-out sequence 6.5 write status register (wrsr) the write status register (wrsr) instruction a llows new values to be written to the status register. before it can be accepted, a write enable (wren) instruction must previously have been executed. after the write enable (wren) instruction has been decoded and executed, the device sets the write enable latch (wel). the write status register (wrsr) instruct ion is entered by driving chip select (s ) low, followed by the instruction code and the data byte on serial data input (d). the instruction sequence is shown in figure 11 . the write status register (wrsr) instruction has no effect on b6, b5, b4, b1 and b0 of the status register. b6, b5 and b4 are always read as 0. chip select (s ) must be driven high after the eighth bit of the data byte has been latched in. if not, the write status register (wrsr) instruction is not executed. as soon as chip select (s ) is driven high, the self-timed write stat us register cycle (whose duration is t w ) is initiated. while the write status register cycle is in progress , the status register may still be read to check the value of the write in progress (wip) bit. the write in progress (wip) bit is 1 during the self-timed write status register cycle, and is 0 when it is completed. at some unspecified time before the cycle is completed, the write enable latch (wel) is reset. the write status register (wrsr) instruction allows the user to change the values of the block protect (bp1, bp0) bits, to define the size of the area that is to be treated as read- only, as defined in ta b l e 2 . the write status register (wrsr) instruction also allows the user to set or reset the status register write disable (srwd) bit in accordance with the write protect (w ) signal. the status register write disable (srwd) bit and write protect (w ) signal allow the device to be put in the hardware protected mode (hpm). the write status register (wrsr) instruction is not executed once the hardware protected mode (hpm) is entered. the protection features of the device are summarized in ta bl e 7 . when the status register write disable (srwd) bit of the status register is 0 (its initial delivery state), it is possible to write to the status register provided that the write enable c d s 2 1 3456789101112131415 instruction 0 ai02031e q 7 6543210 status register out high impedance msb 7 6543210 status register out msb 7
instructions m25p05-a 24/52 latch (wel) bit has previously been set by a write enable (wren) in struction, regardless of the whether write protect (w ) is driven high or low. when the status register write disable (srwd) bit of the status register is set to ?1?, two cases need to be considered, depending on the state of write protect (w ): if write protect (w ) is driven high, it is possible to write to the status register provided that the write enable latch (wel) bit has previously been set by a write enable (wren) instruction if write protect (w ) is driven low, it is not possible to write to the status register even if the write enable latch (wel) bit has previously been set by a write enable (wren) instruction. (attempts to write to the status register are rejected, and are not accepted for execution). as a consequence, all the data bytes in the memory area that are software protected (spm) by the block protect (bp1, bp0) bits of the status register, are also hardware protected against data modification. regardless of the order of the two events, the hardware protected mode (hpm) can be entered: by setting the status register write disabl e (srwd) bit after driving write protect (w ) low or by driving write protect (w ) low after setting the status register write disable (srwd) bit. the only way to exit the hardware protected mode (hpm) once entered is to pull write protect (w ) high. if write protect (w ) is permanently tied high, the hardware protected mode (hpm) can never be activated, and only the software protected mode (spm), using the block protect (bp1, bp0) bits of the status register, can be used. figure 11. write status register (wrsr) instruction sequence c d ai02282d s q 2 1 3456789101112131415 high impedance instruction status register in 0 765432 0 1 msb
m25p05-a instructions 25/52 table 7. protection modes w signal srwd bit mode write protection of the status register memory content protected area (1) 1. as defined by the values in the block protect ( bp1, bp0) bits of the status register, as shown in table 2 . unprotected area (1) 10 software protected (spm) status register is writable (if the wren instruction has set the wel bit). the values in the srwd, bp1 and bp0 bits can be changed protected against page program, sector erase and bulk erase ready to accept page program and sector erase instructions 00 11 01 hardware protected (hpm) status register is hardware write protected. the values in the srwd bp1 and bp0 bits cannot be changed protected against page program, sector erase and bulk erase ready to accept page program and sector erase instructions
instructions m25p05-a 26/52 6.6 read data bytes (read) the device is first selected by driving chip select (s ) low. the instruction code for the read data bytes (read) instruction is followed by a 3-byte address (a23-a0), each bit being latched-in during the rising edge of serial clock (c). then the memory contents, at that address, is shifted out on serial data output (q), each bit being shifted out, at a maximum frequency f r , during the falling edge of serial clock (c). the instruction sequence is shown in figure 12 . the first byte addressed can be at any location. the address is automatically incremented to the next higher address after each byte of data is shifted out. the whole memory can, therefore, be read with a single read data bytes (read) instruction. there is no address roll-over; when the highest address (0ffffh) is reached, the instruction should be terminated. the read data bytes (read) instruction is terminated by driving chip select (s ) high. chip select (s ) can be driven high at any time during data output. any read data bytes (read) instruction, while an erase, program or write cycl e is in progress, is rejected without having any effects on the cycle that is in progress. figure 12. read data bytes (read) instruction sequence and data-out sequence 1. address bits a23 to a16 must be set to 00h. c d ai03748d s q 23 2 1 345678910 2829303132333435 2221 3210 36 37 38 76543 1 7 0 high impedance data out 1 instruction 24-bit address 0 msb msb 2 39 data out 2
m25p05-a instructions 27/52 6.7 read data bytes at higher speed (fast_read) the device is first selected by driving chip select (s ) low. the instruction code for the read data bytes at higher speed (fast_read) instruction is followed by a 3-byte address (a23- a0) and a dummy byte, each bit being latched-in during the rising edge of serial clock (c). then the memory contents, at that address, is shifted out on serial data output (q), each bit being shifted out, at a maximum frequency f c , during the falling edge of serial clock (c). the instruction sequence is shown in figure 13. the first byte addressed can be at any location. the address is automatically incremented to the next higher address after each byte of data is shifted out. the whole memory can, therefore, be read with a single read data bytes at higher speed (fast_read) instruction. there is no address roll-over; when the highest address (0ffffh) is reached, the instruction should be terminated. the read data bytes at higher speed (fast_read) instruction is terminated by driving chip select (s ) high. chip select (s ) can be driven high at any time during data output. any read data bytes at higher speed (fast_read) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. figure 13. read data bytes at higher speed (fast_read) instruction sequence and data-out sequence 1. address bits a23 to a16 must be set to 00h. c d ai04006 s q 23 2 1 345678910 28293031 2221 3210 high impedance instruction 24-bit address 0 c d s q 32 33 34 36 37 38 39 40 41 42 43 44 45 46 765432 0 1 data out 1 dummy byte msb 7 6543210 data out 2 msb msb 7 47 765432 0 1 35
instructions m25p05-a 28/52 6.8 page program (pp) the page program (pp) instruction allows bytes to be programmed in the memory (changing bits from 1 to 0). before it can be accepted, a write enable (wren) instruction must previously have been executed. after the write enable (wren) instruction has been decoded, the device sets the write enable latch (wel). the page program (pp) instruction is entered by driving chip select (s ) low, followed by the instruction code, three address bytes and at least one data byte on serial data input (d). if the 8 least significant address bits (a7-a0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significan t bits (a7-a0) are all zero). chip select (s ) must be driven low for the entire duration of the sequence. the instruction sequence is shown in figure 14. if more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. if less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. for optimized timings, it is recommended to use the page program (pp) instruction to program all consecutive targeted bytes in a single sequence versus using several page program (pp) sequences with each containing only a few bytes (see instruction times ). chip select (s ) must be driven high after the eighth bit of the last data byte has been latched in, otherwise the page program (pp) instruction is not executed. as soon as chip select (s ) is driven high, the self-timed page program cycle (whose duration is t pp ) is initiated. while the page program cy cle is in progress, the status register may be read to check the value of the write in progress (wip) bit. the write in progress (wip) bit is 1 during the self-timed page progra m cycle, and is 0 when it is completed. at some unspecified time before the cycle is completed, the write enable latch (wel) bit is reset. a page program (pp) instruction applied to a page which is protected by the block protect (bp1, bp0) bits (see table 3. and table 2. ) is not executed.
m25p05-a instructions 29/52 figure 14. page program (pp) instruction sequence 1. address bits a23 to a16 must be set to 00h. c d ai04082b s 42 41 43 44 45 46 47 48 49 50 52 53 54 55 40 c d s 23 2 1 345678910 2829303132333435 2221 3210 36 37 38 instruction 24-bit address 0 765432 0 1 data byte 1 39 51 765432 0 1 data byte 2 765432 0 1 data byte 3 data byte 256 2079 2078 2077 2076 2075 2074 2073 765432 0 1 2072 msb msb msb msb msb
instructions m25p05-a 30/52 6.9 sector erase (se) the sector erase (se) instruction sets to ?1? (ffh) all bits inside the chosen sector. before it can be accepted, a write enable (wren) instruction must previously have been executed. after the write enable (wren) instruction has been decoded, the device sets the write enable latch (wel). the sector erase (se) instruction is entered by driving chip select (s ) low, followed by the instruction code, and three address bytes on serial data input (d). any address inside the sector (see ta bl e 3 ) is a valid address for the sector er ase (se) instruction. chip select (s ) must be driven low for the entire duration of the sequence. the instruction sequence is shown in figure 15. chip select (s ) must be driven high after the eighth bit of the last address byte has been latched in, otherwise the sector erase (se) instruction is not executed. as soon as chip select (s ) is driven high, the self-timed sector erase cycle (whose duration is t se ) is initiated. while the sector erase cycle is in pr ogress, the status register may be read to check the value of the write in progress (wip) bit. the write in progress (wip) bit is 1 during the self-timed sector erase cycle, and is 0 when it is completed. at some unspecified time before the cycle is completed, the write enable latch (wel) bit is reset. a sector erase (se) instruction applied to a page which is protected by the block protect (bp1, bp0) bits (see ta bl e 3 and ta b l e 2 ) is not executed. figure 15. sector erase (se) instruction sequence 1. address bits a23 to a16 must be set to 00h. 24-bit address c d ai03751d s 2 1 3456789 293031 instruction 0 23 22 2 0 1 msb
m25p05-a instructions 31/52 6.10 bulk erase (be) the bulk erase (be) instruction sets all bits to ?1? (ffh). before it can be accepted, a write enable (wren) instruction must previously have been executed. after the write enable (wren) instruction has been decoded, the device sets the write enable latch (wel). the bulk erase (be) instruction is entered by driving chip select (s ) low, followed by the instruction code on serial da ta input (d). chip select (s ) must be driven low for the entire duration of the sequence. the instruction sequence is shown in figure 16. chip select (s ) must be driven high after the eighth bit of the instruction code has been latched in, otherwise the bulk erase instruction is not executed. as soon as chip select (s ) is driven high, the self-timed bulk erase cycle (whose duration is t be ) is initiate d. while the bulk erase cycle is in progress, the status register may be read to check the value of the write in progress (wip) bit. the write in progress (wip) bit is 1 during the self-timed bulk erase cycle, and is 0 when it is completed. at some unspecified time before the cycle is completed, the write enable latch (wel) bit is reset. the bulk erase (be) instruction is executed only if both block protect (bp1, bp0) bits are 0. the bulk erase (be) instruction is ignored if one, or more, sectors are protected. figure 16. bulk erase (be) instruction sequence c d ai03752d s 2 1 34567 0 instruction
instructions m25p05-a 32/52 6.11 deep power-down (dp) executing the deep power-down (dp) instruction is the only way to put the device in the lowest consumption mode (the deep power-down mode). it can also be used as a software protection mechanism, while the device is not in active use, as in this mode, the device ignores all write, program and erase instructions. driving chip select (s ) high deselects the device, and puts the device in the standby mode (if there is no internal cycle currently in prog ress). but this mode is not the deep power- down mode. the deep power-down mode can only be entered by executing the deep power-down (dp) instruction, subsequently reducing the standby current (from i cc1 to i cc2 , as specified in ta b l e 1 3 ). to take the device out of deep power-down mode, the release from deep power-down and read electronic signature (res) instruction must be issued. no other instruction must be issued while the device is in deep power-down mode. the release from deep power-down and read electronic signature (res) instruction, and the read identification (rdid) instruction also allow the electronic signature of the device to be output on serial data output (q). the deep power-down mode automatically stops at power-down, and the device always powers-up in the standby mode. the deep power-down (dp) instruction is entered by driving chip select (s ) low, followed by the instruction code on serial data input (d). chip select (s ) must be driven low for the entire duration of the sequence. the instruction sequence is shown in figure 17. chip select (s ) must be driven high after the eighth bit of the instruction code has been latched in, otherwise the deep power-down (dp) instruction is not executed. as soon as chip select (s ) is driven high, it requires a delay of t dp before the supply current is reduced to i cc2 and the deep power-down mode is entered. any deep power-down (dp) instruction, while an erase, program or write cycle is in progress, is rejected without having any effects on the cycle that is in progress. figure 17. deep power-down (dp) instruction sequence c d ai03753d s 2 1 34567 0 t dp deep power-down mode standby mode instruction
m25p05-a instructions 33/52 6.12 release from deep power- down and read electronic signature (res) to take the device out of deep power-down mode, the release from deep power-down and read electronic signature (res) instruction must be issued. no other instruction must be issued while the device is in deep power-down mode. the instruction can also be used to read, on serial data output (q), the 8-bit electronic signature, whose value for the m25p05-a is 05h . except while an erase, program or write status register cycle is in progress, the release from deep power-down and read electronic signature (res) instruction always provides access to the 8-bit electronic signature of the device, and can be applied even if the deep power-down mode has not been entered. any release from deep power-down and read electronic signature (res) instruction while an erase, program or write status register cycl e is in progress, is not decoded, and has no effect on the cycle that is in progress. the device is first selected by driving chip select (s ) low. the instruction code is followed by 3 dummy bytes, each bit being latched-in on serial data input (d) during the rising edge of serial clock (c). then, the 8-bit electronic signature, stored in the memory, is shifted out on serial data output (q), each bit being shifted out during the falling edge of serial clock (c). the instruction sequence is shown in figure 18. the release from deep power-down and read electronic signature (res) instruction is terminated by driv ing chip select (s ) high after the electronic signature has been read at least once. sending additional clock cycles on serial clock (c), while chip select (s ) is driven low, cause the electronic signature to be output repeatedly. when chip select (s ) is driven high, the device is put in the standby power mode. if the device was not previously in the deep power-down mode, the transition to the standby power mode is immediate. if the device was previously in the deep power-down mode, though, the transition to the standby power mode is delayed by t res2 , and chip select (s ) must remain high for at least t res2 (max), as specified in table 15. once in the standby power mode, the device waits to be selected, so that it can receive, decode and execute instructions. driving chip select (s ) high after the 8-bit instruction byte has been received by the device, but before the whole of the 8-bit electronic signature has been transmitted for the first time (as shown in figure 19 ), still ensures that the device is put into standby power mode. if the device was not previously in the deep power-down mode, the transition to the standby power mode is immediate. if the device was previously in the deep power-down mode, though, the transition to the standby power mode is delayed by t res1 , and chip select (s ) must remain high for at least t res1 (max), as specified in table 15. once in the standby power mode, the device waits to be selected, so that it can receive, decode and execute instructions.
instructions m25p05-a 34/52 figure 18. release from deep power-down and read electronic signature (res) instruction sequence and data-out sequence 1. the value of the 8-bit electronic signature, for the m25p05-a, is 05h. figure 19. release from deep power-down (res) instruction sequence c d ai04047c s q 23 2 1 345678910 2829303132333435 2221 3210 36 37 38 765432 0 1 high impedance electronic signature out instruction 3 dummy bytes 0 msb standby mode deep power-down mode msb t res2 c d ai04078b s 2 1 34567 0 t res1 standby mode deep power-down mode q high impedance instruction
m25p05-a power-up and power-down 35/52 7 power-up and power-down at power-up and power-down, the device must not be selected (that is chip select (s ) must follow the voltage applied on v cc ) until v cc reaches the correct value: v cc (min) at power-up, and then for a further delay of t vsl v ss at power-down a safe configuration is provided in section 3: spi modes . to avoid data corruption and inadvertent write operations during power-up, a power on reset (por) circuit is included. the logic inside the device is held reset while v cc is less than the power on reset (por) threshold voltage, v wi ? all operations are disabled, and the device does not resp ond to any instruction. moreover, the device ignores all write enable (wren), page program (pp), sector erase (se), bulk erase (be) and write status register (wrsr) instructions until a time delay of t puw has elapsed after the moment that v cc rises above the v wi threshold. however, the correct operation of the device is not guaranteed if, by this time, v cc is still below v cc (min). no write status register, program or erase instructions should be sent until the later of: t puw after v cc passed the v wi threshold t vsl after v cc passed the v cc (min) level these values are specified in table 8. if the delay, t vsl , has elapsed, after v cc has risen above v cc (min), the device can be selected for read instructions even if the t puw delay is not yet fully elapsed. at power-up, the device is in the following state: the device is in the standby mode (not the deep power-down mode) the write enable latch (wel) bit is reset the write in progress (wip) bit is reset. normal precautions must be taken for su pply rail decoupling, to stabilize the v cc supply. each device in a system should have the v cc rail decoupled by a suitable capacitor close to the package pins (generally, this capacitor is of the order of 100 nf). at power-down, when v cc drops from the operating voltage, to below the power on reset (por) threshold voltage, v wi , all operations are disabled and the device does not respond to any instruction (the designer needs to be aware that if a power-down occurs while a write, program or erase cycle is in progress, some data corruption can result).
initial delivery state m25p05-a 36/52 figure 20. power-up timing 8 initial delivery state the device is delivered with the memory array erased: all bits are set to 1 (each byte contains ffh). the status register contains 00h (all status register bits are 0). table 8. power-up timing and v wi threshold symbol parameter min. max. unit t vsl (1) 1. these parameters ar e characterized only. v cc (min) to s low 10 s t puw (1) time delay to write instruction 1 10 ms v wi (1) write inhibit voltage 1 2 v v cc ai04009c v cc (min) v wi reset state of the device chip selection not allowed program, erase and write commands are rejected by the device tvsl tpuw time read access allowed device fully accessible v cc (max)
m25p05-a maximum rating 37/52 9 maximum rating stressing the device above the rating listed in table 9: absolute maximum ratings may cause permanent damage to the device. these are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not imp lied. exposure to absolute ma ximum rating conditions for extended periods may affect device reliability. refer also to the stmicroelectronics sure program and other relevant quality documents. table 9. absolute maximum ratings symbol parameter min. max. unit t stg storage temperature ?65 150 c t lead lead temperature during soldering see (1) 1. compliant with jedec std j-std- 020c (for small body, sn-pb or pb assembly), the st ecopack? 7191395 specification, and the european directive on re strictions on hazardous substances (rohs) 2002/95/eu. c v io input and output voltage (with respect to ground) ?0.6 v cc +0.6 v v cc supply voltage ?0.6 4.0 v v esd electrostatic discharge voltage (human body model) (2) 2. jedec std jesd22-a114a (c1 = 100 pf, r1 = 1500 ? , r2 = 500 ? ). ?2000 2000 v
dc and ac parameters m25p05-a 38/52 10 dc and ac parameters this section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. the parameters in the dc and ac characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters. figure 21. ac measurement i/o waveform table 10. operating conditions symbol parameter min. max. unit v cc supply voltage 2.3 (1) 1. only in products with process technology code y. in products with process technology code x, v cc (min) is 2.7 v. 3.6 v t a ambient operating temperature ?40 85 c table 11. ac measurement conditions (1) 1. output hi-z is defined as the point where data out is no longer driven. symbol parameter min. max. unit c l load capacitance 30 pf input rise and fall times 5 ns input pulse voltages 0.2v cc to 0.8v cc v input timing reference voltages 0.3v cc to 0.7v cc v output timing reference voltages v cc / 2 v table 12. capacitance (1) 1. sampled only, not 100% tested, at t a = 25 c and a frequency of 25 mhz. symbol parameter test condition min. max. unit c out output capacitance (q) v out = 0 v 8 pf c in input capacitance (other pins) v in = 0 v 6 pf ai07455 0.8v cc 0.2v cc 0.7v cc 0.3v cc input and output timing reference levels input levels 0.5v cc
m25p05-a dc and ac parameters 39/52 table 13. dc characteristics symbol parameter test condition (in addition to those in table 10. ) min. max. unit i li input leakage current 2 a i lo output leakage current 2 a i cc1 standby current s = v cc , v in = v ss or v cc 50 a i cc2 deep power-down current s = v cc , v in = v ss or v cc 5a i cc3 operating current (read) c = 0.1v cc / 0.9.v cc at 50 mhz, q = open 8ma c = 0.1v cc / 0.9.v cc at 25 mhz, q = open 4ma i cc4 operating current (pp) s = v cc 15 ma i cc5 operating current (wrsr) s = v cc 15 ma i cc6 operating current (se) s = v cc 15 ma i cc7 operating current (be) s = v cc 15 ma v il input low voltage ? 0.5 0.3v cc v v ih input high voltage 0.7v cc v cc +0.4 v v ol output low voltage i ol = 1.6 ma 0.4 v v oh output high voltage i oh = ?100 av cc ?0.2 v table 14. instruction times test conditions specified in table 10 and table 11. symbol alt. parameter min. typ. max. unit t w write status register cycle time 5 15 ms t pp (1) 1. when using the page program (pp) instruction to program consecutive byte s, optimized timings are obtained with one sequence including all the bytes ve rsus several sequences of only a few bytes (1 n 256). page program cycle time (256 bytes) 1.4 5ms page program cycle time (n bytes) 0.4+n*1/256 (2) 2. t pp =2 s+8 s*[int(n-1)/2+1]+4 s*[int(n-1)/2]+2 s, only in products with process technology code x and y. t se sector erase cycle time 0.65 3 s t be bulk erase cycle time 0.85 6 s
dc and ac parameters m25p05-a 40/52 table 15. ac characteristics (25 mhz operation) test conditions specified in table 10 and table 11. symbol alt. parameter min. typ. max. unit f c f c clock frequency for the following instructions: fast_read, pp, se, be, dp, res, wren, wrdi, dsr, wrsr d.c. 25 mhz f r clock frequency for read instructions d.c. 20 mhz t ch (1) 1. t ch + t cl must be greater than or equal to 1/ f c . t clh clock high time 18 ns t cl (1) t cll clock low time 18 ns t clch (2) 2. value guaranteed by characterizati on, not 100% tested in production. clock rise time (3) (peak to peak) 3. expressed as a slew-rate. 0.1 v/ns t chcl (2) clock fall time (3) (peak to peak) 0.1 v/ns t slch t css s active setup time (relative to c) 10 ns t chsl s not active hold time (relative to c) 10 ns t dvch t dsu data in setup time 5 ns t chdx t dh data in hold time 5 ns t chsh s active hold time (relative to c) 10 ns t shch s not active setup time (relative to c) 10 ns t shsl t csh s deselect time 100 ns t shqz (2) t dis output disable time 15 ns t clqv t v clock low to output valid 15 ns t clqx t ho output hold time 0 ns t hlch hold setup time (relative to c) 10 ns t chhh hold hold time (relative to c) 10 ns t hhch hold setup time (relative to c) 10 ns t chhl hold hold time (relative to c) 10 ns t hhqx (2) t lz hold to output low-z 15 ns t hlqz (2) t hz hold to output high-z 20 ns t whsl (4) 4. only applicable as a constr aint for a wrsr instruction when srwd is set at ?1?. write protect setup time 20 ns t shwl (4) write protect hold time 100 ns t dp (2) s high to deep power-down mode 3 s t res1 (2) s high to standby mode without electronic signature read 3 s t res2 (2) s high to standby mode with electronic signature read 1.8 s
m25p05-a dc and ac parameters 41/52 table 16. ac characteristics (40 mhz operation) 40 mhz available for products marked since week 20 of 2004, only (1) test conditions specified in table 10. and table 11. 1. only applicable as a constr aint for a wrsr instruction when srwd is set at ?1?. symbol alt. parameter min. typ. max. unit f c f c clock frequency for the following instructions: fast_read, pp, se, be, dp, res, wren, wrdi, rdsr, wrsr d.c. 40 mhz f r clock frequency for read instructions d.c. 20 mhz t ch (2) 2. t ch + t cl must be greater than or equal to 1/ f c . t clh clock high time 11 ns t cl (2) t cll clock low time 11 ns t clch (3) 3. value guaranteed by characterizati on, not 100% tested in production. clock rise time (4) (peak to peak) 4. expressed as a slew-rate. 0.1 v/ns t chcl (3) clock fall time (4) (peak to peak) 0.1 v/ns t slch t css s active setup time (relative to c) 5 ns t chsl s not active hold time (relative to c) 5 ns t dvch t dsu data in setup time 2 ns t chdx t dh data in hold time 5 ns t chsh s active hold time (relative to c) 5 ns t shch s not active setup time (relative to c) 5 ns t shsl t csh s deselect time 100 ns t shqz (3) t dis output disable time 9 ns t clqv t v clock low to output valid 9 ns t clqx t ho output hold time 0 ns t hlch hold setup time (relative to c) 5 ns t chhh hold hold time (relative to c) 5 ns t hhch hold setup time (relative to c) 5 ns t chhl hold hold time (relative to c) 5 ns t hhqx (3) t lz hold to output low-z 9 ns t hlqz (3) t hz hold to output high-z 9 ns t whsl (5) 5. details of how to find the date of mark ing are given in application note, an1995. write protect setup time 20 ns t shwl (1) write protect hold time 100 ns t dp (3) s high to deep power-down mode 3 s t res1 (3) s high to standby mode without electronic signature read 3s t res2 (3) s high to standby mode with el ectronic signature read 1.8 s
dc and ac parameters m25p05-a 42/52 table 17. ac characteristics (50 mhz operation) 50 mhz available only in products with process technology code y (1)(2) test conditions specified in table 10 and table 11. symbol alt. parameter min. typ. max. unit f c f c clock frequency (1) for the following instructions: fast_read, pp, se, be, dp, res, wren, wrdi, rdid, rdsr, wrsr d.c. 50 mhz f r clock frequency for read instructions d.c. 25 mhz t ch (3) t clh clock high time 9 ns t cl (3) t cll clock low time 9 ns t clch (4) clock rise time (5) (peak to peak) 0.1 v/ns t chcl (4) clock fall time (5) (peak to peak) 0.1 v/ns t slch t css s active setup time (relative to c) 5 ns t chsl s not active hold time (relative to c) 5 ns t dvch t dsu data in setup time 2 ns t chdx t dh data in hold time 5 ns t chsh s active hold time (relative to c) 5 ns t shch s not active setup time (relative to c) 5 ns t shsl t csh s deselect time 100 ns t shqz (4) t dis output disable time 8 ns t clqv t v clock low to output valid 8 ns t clqx t ho output hold time 0 ns t hlch hold setup time (relative to c) 5 ns t chhh hold hold time (relative to c) 5 ns t hhch hold setup time (re lative to c) 5 ns t chhl hold hold time (relative to c) 5 ns t hhqx (4) t lz hold to output low-z 8 ns t hlqz (4) t hz hold to output high-z 8 ns t whsl (6) write protect setup time 20 ns t shwl (6) write protect hold time 100 ns t dp (4) s high to deep power-down mode 3 s t res1 (4) s high to standby mode without electronic signature read 30 s t res2 (4) s high to standby mode with electronic signature read 30 s 1. details of how to find the process on the dev ice marking are given in application note an1995. 2. 50 mhz operation is also available in products with process tec hnology code x, but with a reduced supply voltage range (2.7 to 3.6 v). 3. t ch + t cl must be greater than or equal to 1/ f c . 4. value guaranteed by characterization, not 100% tested in production. 5. expressed as a slew-rate. 6. only applicable as a constraint for a wrsr instruction when srwd is set at ?1?.
m25p05-a dc and ac parameters 43/52 figure 22. serial input timing figure 23. write protect setup and hold timing during wrsr when srwd =1 c d ai01447c s msb in q tdvch high impedance lsb in tslch tchdx tchcl tclch tshch tshsl tchsh tchsl c d s q high impedance w twhsl tshwl ai07439
dc and ac parameters m25p05-a 44/52 figure 24. hold timing figure 25. output timing c q ai02032 s d hold tchhl thlch thhch tchhh thhqx thlqz c q ai01449e s lsb out d addr .lsb in tshqz tch tcl tqlqh tqhql tclqx tclqv tclqx tclqv
m25p05-a package mechanical 45/52 11 package mechanical in order to meet environmental requirements, st offers these devices in ecopack? packages. these packages have a lead-free second level interconnect. the category of second level interconnect is marked on the package and on the inner box label, in compliance with jedec standard jesd97. the maximum ratings related to soldering conditions are also marked on the inner box label. ecopack is an st trademark. ecopack specifications are available at: www.st.com . figure 26. so8n ? 8 lead plastic small outli ne, 150 mils body width, package outline 1. drawing is not to scale. table 18. so8n ? 8 lead plastic small outline, 150 mils body width, package mechanical data symbol millimeters inches typ min max typ min max a1.750.069 a1 0.10 0.25 0.004 0.010 a2 1.25 0.049 b 0.28 0.48 0.011 0.019 c 0.17 0.23 0.007 0.009 ccc 0.10 0.004 d 4.90 4.80 5.00 0.193 0.189 0.197 e 6.00 5.80 6.20 0.236 0.228 0.244 e1 3.90 3.80 4.00 0.154 0.150 0.157 e1.27? ?0.050? ? h 0.25 0.50 0.010 0.020 k0808 l 0.40 1.27 0.016 0.050 l1 1.04 0.041 so-a e1 8 ccc b e a d c 1 e h x 45? a2 k 0.25 mm l l1 a1 gauge plane
package mechanical m25p05-a 46/52 figure 27. vfqfpn8 (mlp8) - 8 lead very thin fine pitch quad flat package no lead, 6 5 mm, package outline 1. drawing is not to scale. 2. the circle in the top view of the package indicates the position of pin 1. table 19. vfqfpn8 (mlp8) - 8 lead very thin fine pitch quad flat package no lead, 6 5 mm, package mechanical data symbol millimeters inches typ min max typ min max a 0.85 0.80 1.00 0.033 0.031 0.039 a1 0.00 0.05 0.000 0.002 a2 0.65 0.026 a3 0.20 0.008 b 0.40 0.35 0.48 0.016 0.014 0.019 d6.00 0.236 d1 5.75 0.226 d2 3.40 3.20 3.60 0.134 0.126 0.142 e5.00 0.197 e1 4.75 0.187 e2 4.00 3.80 4.30 0.157 0.150 0.169 e1.27? ?0.050? ? r1 0.10 0.00 0.004 0.000 l 0.60 0.50 0.75 0.024 0.020 0.029 q 12 12 aaa 0.15 0.006 bbb 0.10 0.004 ddd 0.05 0.002 d e 70-me a2 a a3 a1 e1 d1 e e2 d2 l b r1 ddd bbb c cab aaa ca a b aaa cb m 0.10 ca 0.10 cb 2x
m25p05-a package mechanical 47/52 figure 28. tssop8 ? 8 lead thin shrink small outline, package outline 1. drawing is not to scale. table 20. tssop8 ? 8 lead thin shrink small outline, package mechanical data symbol millimeters inches typ min max typ min max a 1.20 0.047 a1 0.05 0.15 0.002 0.006 a2 1.00 0.80 1.05 0.039 0.031 0.041 b 0.19 0.30 0.007 0.012 c 0.09 0.20 0.003 0.008 cp 0.10 0.004 d 3.00 2.90 3.10 0.118 0.114 0.122 e0.65? ?0.026? ? e 6.40 6.20 6.60 0.252 0.244 0.260 e1 4.40 4.30 4.50 0.173 0.169 0.177 l 0.60 0.45 0.75 0.024 0.018 0.029 l1 1.00 0.039 0 8 0 8 n8 8 tssop8am 1 8 cp c l e e1 d a2 a e b 4 5 a1 l1
package mechanical m25p05-a 48/52 figure 29. ufdfpn8 (mlp8) ? 8 lead ultra thin fine pitch dual flat package no lead, 2 x 3 mm package outline 1. drawing is not to scale. table 21. ufdfpn8 (mlp8) ? 8 lead ultra thin fine pitch dual flat package no lead, 2 x 3 mm package mechanical data symbol millimeters inches typ min max typ min max a 0.55 0.45 0.60 0.022 0.018 0.024 a1 0.02 0.00 0.05 0.001 0.000 0.002 b (1) 1. dimension b applies to plated terminal and is meas ured between 0.15 and 0.30 mm from the terminal tip. 0.25 0.20 0.30 0.010 0.008 0.012 d 2.00 1.90 2.10 0.079 0.075 0.083 d2 1.60 1.50 1.70 0.063 0.059 0.067 ddd (2) 2. applied for exposed die paddle and terminals. exclude embedding part of exposed die paddle from measuring. 0.08 0.003 e 3.00 2.90 3.10 0.118 0.114 0.122 e2 0.20 0.10 0.30 0.008 0.004 0.012 e 0.50 - - 0.020 - - l 0.45 0.40 0.50 0.018 0.016 0.020 l1 0.15 0.006 l3 0.30 0.012 d e ufdfpn-01 a a1 ddd l1 e b d2 l e2 l3
m25p05-a part numbering 49/52 12 part numbering for a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest st sales office. table 22. ordering information scheme example: m25p05-a v mn 6 t p device type m25p device function 05-a = 512 kbit (64 k x 8) operating voltage v = v cc = 2.3 to 3.6 v package mn = so8 (150 mil width) mp = vfqfpn8 (mlp8) dw = tssop8 (1) 1. the tssop8 package is available in products with process technology code x and y (details of how to find the process on the device marking ar e given in application note an1995). zw = ufdfpn8 (mlp8) temperature range 6 = ?40 to 85 c option blank = standard packing t = tape & reel packing plating technology p or g = ecopack? (rohs compliant)
revision history m25p05-a 50/52 13 revision history table 23. document revision history date revision changes 25-feb-2001 1.0 initial release. 11-apr-2002 1.1 clarification of descriptions of entering standby power mode from deep power-down mode, and of terminating an instruction sequence or data- out sequence. 12-sep-2002 1.2 vfqfpn8 package (mlp8) added. 13-dec-2002 1.3 typical page program time improved. write protect setup and hold times specified, for applications that switch write protect to exit the hardware protection mode immediately before a wrsr, and to enter the hardware protection mode again immediately after. 24-nov-2003 2.0 table of contents, warning about ex posed paddle on mlp8, and pb-free options added. 40 mhz ac characteristics table included as well as 25 mhz. i cc3 (max), t se (typ) and t be (typ) values improved. change of naming for vdfpn8 package 13-jan-2005 3.0 devices with process technology code x added ( read identification (rdid) and table 17: ac characteristics (50 mhz operation) ) added. tssop8 package added. notes 1 and 2 removed from table 22: ordering information scheme and note 1 added. note 1 to table 9: absolute maximum ratings changed, note 2 and t lead values removed. small text changes. 01-apr-2005 4.0 frequency test condition modified for i cc3 in table 13: dc characteristics . read identification (rdid) , deep power-down (dp) and release from deep power-down and read electronic signature (res) instructions and active power, standby power and deep power-down modes paragraph clarified. so8 package specifications updated (see figure 26. and ta bl e 1 8 ). 01-aug-2005 5.0 updated page program (pp) instructions in page programming , page program (pp) and instruction times . 06-jul-2006 6 packages are fully ecopack? compliant. so8n and vfqfpn8 package specifications updated (see section 11: package mechanical ). figure 3: bus master and memo ry devices on the spi bus updated and note 2 added. t lead removed from section table 9.: absolute maximum ratings . small text changes. 19-dec-2006 7 vcc supply voltage and vss ground descriptions added. figure 3: bus master and memory devices on the spi bus updated, note 2 removed replaced by explanatory paragraph. wip bit behavior at power-up specified in section 7: power-up and power- down . t lead added and v io max modified in table 9: absolute maximum ratings . vfqfpn8 and so8n packages updated (see section 11: package mechanical ).
m25p05-a revision history 51/52 07-aug-2007 8 removed ?low voltage? from the title. small text changes. changed note below table 12: capacitance . changed the minimum value for v cc (from 2.7 to 2.3 v). ufdfpn8 package (mlp8) added. frequency test condition modified for i cc3 in table 13: dc characteristics . t se (typ), t be (typ) and t pp (typ) values improved in table 14: instruction times . changed maximum value for f r in table 17: ac characteristics (50 mhz operation) . 10-oct-2007 9 added the reference to a new process technology (code y). table 23. document revision history (continued) date revision changes
m25p05-a 52/52 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2007 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of M25P05-AVMN6TP

	To Download M25P05-AVMN6TP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .